Nanopatterning of epitaxial CoSi₂ using oxidation in a local stress field and fabrication of nanometer metal-oxide-semiconductor field-effect transistors by Zhao, Q. T. et al.
Nanopatterning of epitaxial CoSi2 using oxidation in a local stress field
and fabrication of nanometer metal-oxide-semiconductor
field-effect transistors
Q. T. Zhao,a) P. Kluth, H. L. Bay, St. Lenk, and S. Mantl
Institut für Schichten und Grenzflächen and Center of Nanoelectronic Systems for Information Technology,
Forschungszentrum Jülich, 52425 Jülich, Germany
(Received 6 July 2004; accepted 29 August 2004)
A patterning method for the generation of epitaxial CoSi2 nanostructures was developed based on
anisotropic diffusion of Co/Si atoms in a stress field during rapid thermal oxidation (RTO). The
stress field is generated along the edge of a mask consisting of a thin SiO2 layer and a Si3N4 layer.
During RTO of the masked silicide structure, a well-defined separation of the silicide layer forms
along the edge of the mask. The technique was used to make 50-nm channel-length
metal-oxide-semiconductor field-effect transistors (MOSFETs). These highly uniform gaps define
the channel region of the fabricated device. Two types of MOSFETs have been fabricated:
symmetric transistor structures, using the separated silicide layers as Schottky source and drain, and
asymmetric transistors, with n+ source and Schottky drain. The asymmetric transistors were
fabricated by an ion implantation into the unprotected CoSi2 layer and a subsequent out diffusion to
form the n+ source. The detailed fabrication process as well as the I–V characteristics of both the
symmetric and asymmetric transistor structures will be presented. © 2004 American Institute of
Physics. [DOI: 10.1063/1.1808246]
I. INTRODUCTION
CoSi2 has emerged as a leading choice for a contact and
interconnect material in silicon microelectronics due to its
low resistivity and high scalability. Polycrystalline CoSi2 is
used for source/drain and gate contacts in high-performance
silicon metal-oxide-semiconductor field-effect transistors
(MOSFETs). With respect to the polycrystalline material, ep-
itaxial CoSi2 has superior properties due to the excellent in-
terface sharpness, the lack of grain boundaries, and the con-
comitant high thermal stability. In particular, as feature sizes
of devices decrease to nanometer dimensions, the influence
of both surface and interface inhomogeneities becomes in-
creasingly important.
Epitaxial silicide nanostructures are of great scientific
interest and have shown a high potential for microelectronic
applications.1 Fabrication of such nanostructures generally
requires advanced lithography techniques, which are com-
plex and expensive. In the case of CoSi2, an additional prob-
lem is the lack of suitable gases for reactive ion etching of
the silicide. Alternative methods such as self-assembly pat-
terning are thus very attractive for the generation of nano-
structures, avoiding the problems mentioned above and pro-
ducing structures quickly and at a very low cost. Recently,
we developed a self-assembly nanopatterning technique for
fabrication of epitaxial CoSi2 nanostructures. This technique
is based on local oxidation of silicide (LOCOSI) layers. The
50-nm gaps in CoSi2 layers,2 as well as the 50-nm CoSi2
wires,3 have been generated. The sub-100-nm Schottky bar-
rier (SB) MOSFETs have been successfully fabricated using
those structures.2,4 SB MOSFETs are attractive because of
severe scaling problems encountered with conventional
MOSFETs.
A major challenge associated with the downscaling of
conventional MOSFETs below 100 nm is the formation of
highly doped ultrashallow source/drain sS /Dd junctions to
maintain low series resistance and avoid short channel ef-
fects. Dopant diffusion is difficult to control at nanometer
dimensions. Replacing the conventional ion-implanted S /D
by silicides, which form the Schottky contacts with the mod-
erately doped substrate, avoids the diffusion-related prob-
lems and allows considerable reduction of the contact areas
because of the much lower series resistance per unit area. A
silicide Schottky source/drain also approaches the limit of
zero junction depth, avoiding short channel effects.5 SB
MOSFETs have been manufactured with gate lengths below
100 nm using advanced lithography techniques such as e
beam and self-aligned silicidation processes to form the sil-
icide S /D.6–10 Polycrystalline silicides, such as PtSi,6–8
ErSi2,8,9 and PtGeSi,10 have been used for SB MOSFETs.
In this paper, we present the results on the nanopattern-
ing of epi-CoSi2 layers, and the SB MOSFETs fabricated
using this technique.
II. NANOPATTERNING OF THIN EPI-CoSi2 LAYERS
The nanopatterning process presented here is based on
local oxidation of epitaxial CoSi2 layers and leads to the
formation of self-assembled silicide nanostructures. As with
most silicides, CoSi2 on Si forms SiO2 when exposed to an
oxidizing ambient. This oxidation process can be described
by the following reactions:11,12
2CoSi2 + O2 = 2Co + 1Si + 3SiO2, s1da)Electronic mail: q.zhao@fz-juelich.de
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Co + 2Si = CoSi2. s2d
Reaction (1) takes place at the SiO2/CoSi2 interface,
where CoSi2 dissociates into Co and Si. The Si atoms react
with O2 to form SiO2, while the excess Co and Si atoms
diffuse through the CoSi2 layer to the lower interface
sCoSi2 /Sid, where the Co atoms react with Si to form CoSi2
[reaction (2)]. As a result, the silicide layer migrates into the
substrate. The patterning process using these reactions is
schematically shown in Fig. 1. First, epitaxial CoSi2 layers
with a thickness ranging from 20 to 25 nm were grown on
Si(100) or silicon-on-insulator (SOI) substrates by a molecu-
lar beam allotaxy (MBA).13 This highly reproducible tech-
nique produces high-quality single crystalline CoSi2 layers.
Oxidation can push these layers into the substrate by far
more than their thickness without degradation. Secondly,
20-nm SiO2 and 300-nm Si3N4 are deposited by the plasma-
enhanced chemical-vapor deposition (PECVD) and patterned
along the k110l direction by conventional optical lithography
and dry etching. This masking technique, shown in Fig. 1(a),
is similar to that of the well-known local oxidation of silicon
process. The mask induces a stress field in the underlying
layers along the edges. Figure 1(b) shows a simulated stress
profile in a silicon substrate generated by a mask of this kind.
The simulations were performed using a commercial process
simulator from SILVACO. Maximum stress can be observed
in the regions near the nitride edge. Subsequent rapid ther-
mal oxidation (RTO) in dry O2 or rapid thermal oxynitrida-
tion (RTON) in N2O leads to a separation of the silicide layer
along the mask [Fig. 1(c)]. Cross-section transmission elec-
tron microscopy (XTEM) micrographs in Fig. 2 show the
patterned structures of a 24-nm epitaxial CoSi2 layer on a
150-nm-thick SOI substrate after (a) RTO in dry O2 and (b)
RTON in N2O at 950 °C for 1 min. An oxide or oxynitride
layer has formed on top of the unprotected part of the silicide
layer, and the originally continuous silicide layer is separated
near the edge of the nitride mask with an 80- and a 45-nm
wide gap, respectively. The key mechanism of our patterning
technique is the controlled diffusion in the stress field during
oxidation of the silicide layer. In the elastic stress field along
the edge of the nitride mask, the diffusion of Co through the
silicide layer becomes anisotropic and leads to a well-defined
separation along the region of maximum stress. Slight varia-
tions in the silicide layer thicknesses in Fig. 2 are indications
of a diffusional redistribution of cobalt. This process is quite
reproducible with an error of ,10%. A Monte Carlo simula-
tion of the patterning process shows excellent agreement
with the experimental observations.14
The gaps show a very high lateral uniformity, which is
particularly important for applications. This can be seen in
the scanning electron microscopy (SEM) image in Fig. 3,
which shows a top view of the patterned silicide layers cor-
responding to the sample in Fig. 2(b). The oxynitride layer
created during RTON was removed by buffered HF. The HF
dip has almost no effect on the gap structure because of the
very low etching rate of CoSi2 in the buffered HF solution.
The gap is very uniform with a width of ,45 nm. The uni-
formity is governed by the formation of the energetically
favorable k111l facets along the edges of the separated sili-
cide layers. This faceting is clearly visible in the XTEM
images in Fig. 2. In our previous paper, we reported that the
patterning of epi CoSi2 on SOI needs a lower thermal bud-
get, thinner nitride mask, and less percentage of oxygen than
on bulk Si(100) substrates.15 The separation of CoSi2 layers
is enhanced on a SOI substrate during oxidation or oxynitri-
dation. A possible explanation is that at high temperatures
s.900 °Cd, when the buried oxide layer becomes viscous,
the elastic deformation in the silicon/silicide heterostructure
is increased at the edges of the nitride mask due to the lack
of counteracting mechanical forces from the substrate. We
FIG. 1. Scheme of the nanopatterning process of a thin silicide layer by
local oxidation. (a) LOCOSI mask structure: high stress lines are generated
in the underlying layer near the edge of the nitride mask, (b) the simulated
stress profile near the edge of the nitride mask, and (c) a subsequent RTO
process leads to a well-defined separation of the silicide layer in the region
of the maximum stress.
FIG. 2. XTEM micrographs of a 24-nm epitaxial CoSi2 layer patterned by
LOCOSI at 950 °C for 1 min in (a) dry O2 and in (b) N2O. The gaps
between the silicide layers are 80 and 45 nm for (a) and (b), respectively.
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also found that the thickness of the SOI layer in the range of
60–150 nm has no major effects on the patterning results.15
III. FABRICATION OF 50-NM CHANNEL-LENGTH
MOSFETS
As an application of the nanopatterning technique de-
scribed in the previous paragraph, we fabricated the 50-nm
channel-length MOSFETs. Figure 4 shows the fabrication
process. After defining the device area and the nitride mask
using conventional optical lithography, an RTON step at
950 °C for 1 min in pure N2O generates the highly homog-
enous gap in the silicide layer, as described above. The two
separated silicide layers form Schottky source and drain con-
tacts for the device. The thin oxynitride layer grown during
the RTON step acts as the gate dielectric [Fig. 4(a)]. Then, a
highly doped polysilicon is deposited and patterned to form a
gate contact on top of the gap. As indicated in Fig. 4(b), the
gate contact can be formed as a spacer along the nitride mask
with a contact pad outside the device area avoiding the large
overlap areas between the gate and the source contact.
Figure 4(c) shows a XTEM image of the device struc-
ture. The gap has a width of ,50 nm, which defines the
channel length. The gate oxide created during the RTON
process has a thickness of approximately 6 nm. After passi-
vation of the device with SiO2, the contact holes were etched
and the electrodes were metallized with 20-nm Ti and
300-nm Al. All the patterning steps are performed using con-
ventional optical lithography and conventional Si processing
steps. Devices were fabricated using both conventional
Si(100) and SOI substrates.
Figure 5 shows the I–V characteristics of an n-channel
SB MOSFET fabricated on a Si(100) substrate. They reveal a
typical SB MOSFET behavior. The drain current increases
slowly at a low drain-source bias because the electrons can-
not pass the Schottky barrier. As soon as the electrons over-
come the barrier, a normal transistor behavior is observed.
The MBA-grown epitaxial CoSi2 forms excellent Schottky
barriers on moderately doped silicon with Schottky barrier
height values of 0.64 eV for electrons and 0.46 eV for holes.
Because of the nearly symmetric Schottky barriers for elec-
tron and holes, the CoSi2 Schottky source/drain MOSFET
can be operated in both inversion and accumulation modes.4
This dual-mode working principle of our SB MOSFET is
explained in Fig. 6 using band diagrams. Although our sub-
strate is moderately p doped, there is no initial band bending
because of the short channel length of 50 nm. In the off state
sVG=0d, no current flows when a positive (inversion mode)
or a negative (accumulation mode) bias is applied between
the source and the drain because the carriers are blocked by
the Schottky barrier. In the inversion mode, a positive gate
voltage is applied to attract electrons as the minority carriers.
This inverts the channel region from p- to n-type and induces
a strong band bending so that the Schottky barrier width
FIG. 3. SEM image of the sample in
Fig. 2(b) after the oxide removal,
showing the high uniformity of the
silicon line within the silicide layer.
FIG. 4. (a) Schematic drawing of the SB MOSFET fabrication after the
nanopatterning step to make the 50-nm channel region, (b) schematic draw-
ing of the device structure after the formation of the poly-Si spacer gate, and
(c) XTEM image of the device structure. FIG. 5. I–V characteristics of an n-channel SB MOSFET on Si(100).
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decreases and electrons can tunnel through. The channel be-
comes n conducting. In the accumulation mode, a negative
gate voltage is applied to accumulate holes as the majority
carriers in the channel. This also causes a band bending and
the holes can tunnel through the Schottky barrier. The chan-
nel becomes p conducting.
Figure 7 shows the I–V characteristics of a SB
MOSFET working in (a) inversion and (b) accumulation
modes. This transistor was fabricated on a 65-nm-thick SOI
substrate. The inversion characteristics show a transconduc-
tance gm of more than 200 mS/mm, whereas the accumula-
tion mode has a gm of approximately 70 mS/mm. The main
reason for this big difference is the work function of the
n+-polysilicon gate. Taking into account a work-function dif-
ference of 1.1 V, the drain current is in the same regime for
both modes. To achieve a more symmetrical behavior, a mid-
gap metal gate could be introduced into the fabrication pro-
cess. The transistor performance on the SOI substrate is im-
proved as compared with that on the bulk Si substrate
indicated by higher driving currents. Although the explana-
tion for the difference is not yet clear, one possible explana-
tion could be the different strain in the channel region, modi-
fying the carrier mobility. Figure 8 shows the transfer
characteristics of the device in inversion mode. The rela-
tively high threshold and saturation voltages are due to the
high Schottky barriers on both n- and p-type silicon.
Silicides with a low Schottky barrier are generally con-
sidered for Schottky barrier MOSFETs. PtSi with a Schottky
barrier Fp of 0.24 eV on a p-type silicon and ErSi1.7 with a
Schottky barrier Fn of 0.28 eV on an n-type silicon were
used for the fabrication of ultrashort channel-length SB
MOSFETs.6,8 SOI helps to lower the high leakage current
resulting from the low barrier.5 According to recent calcula-
tions by Knoch and Appenzeller,16 the performance of SB
MOSFETs is greatly improved by using ultrathin SOI (e.g.,
,10 nm). They showed that the decreasing of the channel
layer thickness leads to a strong reduction of the Schottky
barrier thickness and thus improves the transistor perfor-
mance.
To improve the performance of our transistor, we have
formed a shallow n+p junction at the source side replacing
FIG. 7. I–V characteristics of the SB MOSFET in the (a) inversion mode
(n channel) and (b) accumulation mode (p channel).
FIG. 8. Transfer characteristics of the SB MOSFET in the inversion mode (
n channel).
FIG. 6. Dual-mode working principle of the SB MOSFET in the accumu-
lation and inversion modes illustrated using the band diagrams.
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the high Schottky barrier. This asymmetric device structure
has been reported in Ref. 17 for long channel devices. For
our device, 20-keV As+ ions were implanted into the ex-
posed CoSi2 region with a dose of 531014 cm−2 after the
formation of the poly-Si spacer. According to the simula-
tions, all the implanted As+ ions are located in the CoSi2
layer. The drain side and the channel are protected from the
implantation by the nitride mask and the poly-Si spacer, re-
spectively. The n+p junction was formed by the outdiffusion
of As from CoSi2 at 950 °C in N2 after the passivation of the
structure with a 150-nm PECVD SiO2. Figure 9 shows the
asymmetric n-channel transistor characteristics with n+
source and CoSi2 Schottky drain after the outdiffusion of As
at 950 °C for (a) 3 min and (b) 5 min. The driving voltages
are much smaller than those of the transistors shown in Figs.
6 and 8. The maximum transconductance of 375 mS/mm has
been obtained for an asymmetric transistor fabricated on
bulk Si. The transistor shows similar characteristics to the
ones shown in Fig. 5 when driving the device with Schottky
source and n+ drain. Figure 10 shows the transfer character-
istics for the asymmetric MOSFET corresponding to Fig.
9(b). Large improvements in the subthreshold slope can be
observed compared to the Schottky source device shown in
Fig. 7. The subthreshold slope is reduced from 1.5 V/dec in
Fig. 7 to 0.32 V/dec in Fig. 10. The large drain currents at
VG=0 V are probably due to the nonoptimized doping profile
and the thermal emission of the holes over the Schottky bar-
rier at the drain side. Optimization of the doping process by
the outdiffusion of dopants implanted into the epitaxial
CoSi2 layers and the use of ultrathin SOI need to be investi-
gated for further improvements of the devices.
IV. CONCLUSIONS
A nanometer patterning method based on local oxidation
of silicides has been used to fabricate the 50-nm channel-
length MOSFETs. The patterning method uses only conven-
tional optical lithography and standard silicon processing
steps. Schottky barrier MOSFETs with CoSi2 Schottky
source and drain were fabricated using this technique. These
transistors can operate as p- and n-channel devices in the
inversion and accumulation modes, respectively. The transis-
tor performance has been improved by the additional doping
of the source contact yielding an asymmetric device structure
with an n+ source and Schottky drain to lower the Schottky
barrier height at source side. A transconductance of
375 mS/mm for the asymmetric transistor has been obtained.
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